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I. INTRODUCTION
Low-voltage pure CMOS bandgap references (BGRs) [1] - [11] are of increasing importance with the widespread use of battery-operated mobile devices. Existing CMOS BGRs are mostly derivatives of the schemes in [2] - [5] , utilizing the parasitic vertical substrate pnp or npn inherent to digital CMOS processes. However, when current is sunk or sourced directly from the BGR, even in the order of 10 A, the reference voltage collapses due to its high output impedance, making it unsuitable for noisy applications such as high-speed analog-to-digital converters (ADCs) or switched-mode power supplies (SMPSs) [12] , [13] . On the other hand, though some BGRs can operate at sub-1 V supplies [1] , [4] - [10] , they are again incapable of driving a current in the order of 10 A. Consequently, sub-1 V CMOS BGRs having a low output impedance and high current driving capability are of high practical value.
Sub-1 V CMOS BGRs are relatively difficult to design due to: 1) the bandgap voltage of silicon is around 1.25 V and 2) the input commonmode voltage of the error amplifier forms a barrier in developing the 1VEB loop [depicted in Fig. 1(a) nMOS or a pMOS input stage is used [2] , [4] , [6] . Though these problems can be overcome by using DTMOST devices [9] , resistive subdivision method [4] , [7] or sub-threshold voltage devices [5] , these solutions cannot output load currents (from the reference voltage node) that are typically required in practice, or require extra masks or additional cost. Alternatively, a unity-gain opamp can buffer the output of a low-voltage high-output-impedance BGR. To achieve a low output impedance, the opamp is usually a high-gain operational transconductance (g m ) amplifier (OTA) whose output impedance in feedback is approximately 1=gm. However, achieving such a high transconductance gain at a low voltage involves high power consumption, complicated compensation techniques, and is generally infeasible with a sub-1 V supply (e.g., at least 2 V in [14] ).
To this end, we present sub-1 V BGRs implemented in a 0.5-m standard digital CMOS process with either a low dropout (LDO) regulator or source follower (SF) output stage/mode, denoted respectively as the LDO BGR or SF BGR. The LDO (SF) architecture starts operating at 0.93 V (0.95 V) under zero load, and exhibits a current driving capability of 1.1 mA (0.35 mA) at 1 V (1.1 V) supply, and even up to 9.6 mA (3.2 mA) at 1.5 V supply before the reference voltage falls to 90% of its nominal value. A parallel proportional-to-absolute-temperature (PTAT) resistor connection [10] is then coupled to an nMOS differential pair to form the LDO/SF loop with high current drive. Also, the SF BGR employs an nMOS output stage, not reported in existing sub-1 V BGR designs to our knowledge, that benefits from inherent feedback and low output impedance (thereby good line regulation). Lab measurements then confirm the excellence of the proposed LDO and SF BGRs against existing designs. Fig. 1(a)-(c) show the schematics of the proposed CMOS BGRs whose operations are described in the following.
II. PROPOSED LDO AND SF BGRS

A. Temperature-Independent Voltage Reference
On the one hand, the low-voltage complementary-to-absolute-temperature (CTAT) current circuit, for generating I CTAT , is formed by p01, p02, opamp2 (Q4, Q5, p03-p11, n01-n07), Q3, R c ; R d , and Ra. The opamp2 circuit operates at sub-1 V, whereas Q4 and Q5 are parasitic vertical BJTs forming into a dc level-shifting current mirror to overcome the problem of common-mode input voltage [4] . From Fig. 1(a) , the current ICTAT = I sd;p107 mirrors I sd;p02 (here I sd;p107 denotes the source-to-drain current of p107 and similar notation applies to other transistors). Subsequently
where R 0 = R a (R c + R d )=R d and V EB3 is the forward-biased voltage of Q3 which decreases roughly linearly with temperature and hence constitutes a CTAT behavior [13] . On the other hand, the low-voltage PTAT current circuit, for generating I PTAT , is formed by Q1 and Q2 (biased by current sources from p100 and p101), R1, opamp1 (p102-p106 and n101-n107), and p107. Denoting the current through R1 as IPTAT, we then have
1063-8210/$26.00 © 2010 IEEE where n is the emitter area ratio of Q1 to Q2 and VT is the thermal voltage. Also, I CTAT = mI Q1 = mI Q2 where m is the ratio of p107 to p100 or p101, and I Q1 and I Q2 are the emitter currents of Q1 and Q2, respectively. Consequently, in contrast to ICTAT; IPTAT has a positive temperature coefficient. The base currents of Q1 and Q2, denoted, respectively, as I B1 and I B2 , satisfy I B1 = I B2 = I Q1 =( + 1) = IQ2=( +1), where is the collector-base current amplification which is usually low for a parasitic BJT. Therefore, I B1 = I B2 = I CTAT , where = 1=(m( + 1)). A first-order approximation of V b is V b (I B2 + I CTAT + I PTAT )R b :
Noting that the voltage across R 1 is V T ln(n) and that across R 2 is (IPTAT 0 IB1)R2, we subsequently have
By designing the resistors in (4) such that the coefficient of VT is around 22, an approximately temperature-independent voltage reference is obtained [15] , as depicted in Fig. 1(d) and (e), where V PTAT IPTAT(R1 + R2 + R b ) and VCTAT ICTAT((R b 0 R2) + R b ). 
B. Stability and Load/Line Regulation
Both the LDO and SF BGRs form positive and negative loops inside the circuit under zero load condition. Referring to the SF mode in Fig. 1(a) , the negative loop gain magnitude is jAQ1Aopamp1An99j((R1 + R b )=(R1 + R2 + R b )), whereas that of the positive loop is jA Q2 A opamp1 A n99 j((R b )=(R 1 + R 2 + R b )), where A Q1 ; A Q2 ; A opamp1 , and A n99 are the gains of Q1, Q2, opamp1, and n99, respectively, and AQ1 AQ2 1 due to their unity-gain configurations. In the LDO mode, A n99 is simply replaced by Ap99. In both modes, the negative loop gain magnitude is larger than that of the positive loop due to an additional R 1 term in the numerator. To ensure a positive phase margin for the negative loop and thereby overall stability for either mode, we employ dominant pole compensation with n105 acting as the capacitor C c as in Fig. 1(a) for simplicity and verification of concept, though various compensation schemes can also be used (e.g., [16] ). The design constitutes an excellent current-driving capability (see Section III) which is in great contrast to prior works that are incapable of driving an output current even in the order of 10 A [2] , [4] , [6] , [7] .
C. Low Supply Voltage and Power
To find the minimum supply V DD;min , the critical path for the LDO In that case, the output current driving capability would also be raised due to the larger headroom for jV gs;p99 j or V gs;n99 .
D. Minimum Input Commode-Mode Voltage and Offset Effect
The minimum input common-mode voltage for the normal operation of the differential pair in opamp1 is approximately V gs;n106=107 + V dsat;n101 V tn + V dsat;n106=107 + V dsat;n101 0:6 + 0:05 + 0:05 = 0.7 V. The minimum voltage at the emitters of Q1 and Q2 is min(V EB1 + V b + I PTAT R 1 ; V EB2 + V b ) = V EB2 + V b 0:6V + 0:18V = 0:78V > 0.7 V, so the input differential pair is always on where VEB1 and VEB2 are around 0.6 V. As VEB1; VEB2, and Vtn all decrease with increasing temperature, for V EB2 +V b > V gs;n106=107 + V dsat;n101 , we have to choose an appropriate value of V b and W=L ratios of n106, n107, and n101 such that the inequality always holds. We remark that unlike the conventional approach that uses a pMOS differential pair and two extra current branches for level shifting in opamp1 for a sub-1 V BGR [4] (like what opamp2 does in Fig. 1(c) ), our architecture permits an nMOS differential pair as shown in Fig. 1(b) for which the level shifting is provided by the emitters of Q1 and Q2 through the voltage drop across R b [10] . In other words, the proposed LDO or SF BGR consumes less power than other BGRs with current drive (such as [17] ) and the V ref node is kept inside the current regulation loop, making the self-regulated nature of this BGR core attractive.
The offset voltages of opamp1 and opamp2, denoted by V os1 and Vos2, respectively, can be taken into account by replacing the terms V T ln(n) and V EB3 in (4) with (V T ln(n) + V os1 ) and (V EB3 +V os2 R 0 =R a ), respectively. Nonetheless, this offset effect can be reduced by increasing the emitter area ratio (n) of Q1 to Q2 and decreasing the ratio R c =R d (and therefore R 0 =R a ), while keeping the coefficient of V T to be around 22 (see Section II-A). Subsequently, the sizes of ((R1+R2+R b )R 0 )=(R1((R b 0R2)+R b )) and R 0 =Ra are decreased, which in turn suppresses the influence of offset voltages. Also, systematic and random offsets can be reduced by appropriate transistor sizing, bias current ratio, symmetrical and compact layout techniques [4] , [18] , etc.
III. LAB MEASUREMENTS AND DISCUSSIONS
Die photos for the proposed LDO and SF BGRs are shown in Fig. 2 . The lab measurements show, for the LDO or SF mode, the BGR starts up at around 0.9 V without load and operates with current driving ca- and 9.6 mA before the reference voltages fall to 90%. This is not surprising as jVgs;p99j has a larger voltage headroom than Vgs;n99 under the same V DD , and a larger dc gain due to the common source configuration. Consequently, the LDO mode has a better load regulation.
The line regulation of the SF mode is 650 V/V whereas that of the LDO mode is 64.2 mV/V. When V DD rises from sub-1 to 5 V in the LDO mode, the gate of p99 and therefore the output of opamp1 [cf. Fig. 1(a) ] has to be raised by the same amount for a constant output current. Due to the finite gain of opamp1, an error voltage appears across its inverting and non-inverting inputs. This results in inaccuracy in the I PTAT generation and thereby drift in the output reference voltage, which can be overcome by increasing the gain of opamp1. For the SF mode, the source of n99 is connected to the V ref node instead of V DD , so the effect of line changes is less significant. To summarize, the LDO architecture should be chosen if the BGR is to be operated at a low supply voltage or when a low output impedance is desired. The SF structure, due to its excellent line regulation and inherent feedback [18] , is a better choice when the supply line fluctuates a lot or when a faster and smaller-swing transient response is required. Table I contrasts the proposed BGRs with various sub-1 V or near-1 V BGRs in the literature. Although the BGR in [17] can source current, it requires high-current-amplification ( 100) and collector-free lat-eral pnp devices available only in special CMOS or BiCMOS processes with extra masks and thereby additional cost. In terms of power consumption, the proposed LDO and SF BGRs are much better than that in [17] , and comparable to or better than other BGRs. Reference [1] can source current at around 1 V supply, but it suffers from a large temperature coefficient of about 142 ppm/ C at 1 V supply without load. Also, its power supply rejection ratio (PSRR) is around 04 dB at around 30-40 kHz, which is too close to unity and is not suitable for BGR application in switching environments. The PSRRs of the proposed BGRs are shown in Fig. 6 . At low frequencies, the PSRR of the LDO mode is about 058 dB for V DD around 1-1.5 V, and converges to 012 dB near 1 MHz. For the SF mode, the low-frequency PSRR is around 058 dB at VDD = 1 V which further drops to 068 dB at V DD = 1.5 V, with both curves converging to around 018 dB near 1 MHz. Such improvement in PSRR in the SF mode with an increasing VDD is due to the increase of impedance from the VDD node to the V ref node, which matches its excellent line regulation property.
Indeed, the PSRR of the SF mode is among the best and its line regulation is better than others except that in [7] . Fig. 7 shows that the simulated and measured noise spectra of the LDO and SF BGRs at room temperature under a 1 V supply are in good agreement. For both modes, the measured root-mean-square (rms) noise spectral densities are around 300 nV/ V. The noise spectral density can further be improved by increasing the biasing current or adding a larger output capacitor [4] , [7] , [18] , [19] . Furthermore, the LDO and SF BGRs have small die areas in a 0.5 m process and have the largest operating supply voltage ranges (viz. sub-1V-5V) among all. They exhibit high current drives wherein the highest is 9.6 mA at VDD = 1.5 V for the LDO mode (excluding the part in [19] since it is in fact a BGR coupled to an error amplifier and a power pMOS), and therefore constitute the most cost-effective solutions.
IV. CONCLUSION
This paper has presented a novel BGR, with either a LDO or SF output stage, implementable in standard digital CMOS processes. With a low supply current around 26 A at no load, the LDO and SF BGRs start up at sub-1 V supply voltages, and are capable to drive currents in the order of mA starting from 1 V supply and all the way up to 5 V. The excellent line regulation in the SF mode can resist line fluctuations, whereas the excellent load regulation in the LDO mode can effectively suppress load dumping. Both BGRs exhibit excellent PSRRs and noise properties, and are highly cost-effective with their small die areas. All these features make them favorable in noisy or switching applications like SMPSs or ADCs. Lab measurements have confirmed the performance of the proposed architectures over existing designs. The proposed BGRs can alternatively be viewed as an areaefficient temperature-compensated reference embedded in a LDO or SF regulator, allowing great design flexibilities especially for low-power on-chip applications.
